BEST AVAILABLE COPY

PATENT ABSTRACTS OF JAPAN

(11)Publication number:

07-321076

(43) Date of publication of application: 08.12.1995

(51)Int.CI.

H01L 21/304 B24B 1/00 B24B 37/04 H01L 21/3205

(21)Application number: 06-109440

(71)Applicant: TOSHIBA CORP

TOSHIBA MICRO COMPUT ENG CORP

(22)Date of filing:

24.05.1994

(72)Inventor: UNNO YUKARI


MATSUOKA FUMITOMO


(54) MANUFACTURE OF SEMICONDUCTOR DEVICE AND ABRASIVE DEVICE

(57)Abstract:

PURPOSE: To lessen a difference between the abrasive wears of the peripheral part and the central part of a wafer to conduct a flattening of the peripheral part and the central part and to prevent the generation of a short-circuit between wirings by a method wherein grooves are provided in an abrasive cloth adhered on the platen of an abrasive device in a radial form from the center of the cloth for improving the drainage of an abrasive liquid.

CONSTITUTION: The structure of an abrasive cloth is constituted of a several mm-thick polyurethane 11 and about 1mm-thick abrasive pads 12 adhered on the surface of the polyurethane 11. The fan-shaped abrasive pads 12 are adhered on the surface of the polyurethane 11. Intervals of 2mm or thereabouts are respectively provided between the pads 12 so that an abrasive liquid flows well, whereby grooves 13 are provided in the abrasive cloth in a radial form from the center of the abrasive cloth. Thereby, the abrasive liquid flows from the central part of a platen to the outer periphery of the platen via the grooves provided in the abrasive cloth by a centrifugal force which is generated by the rotation of the platen.





LEGAL STATUS

[Date of request for examination]

25.02.2000

[Date of sending the examiner's decision of

28.06.2002

rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of

* NOTICES *

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] The manufacture approach of the semiconductor device characterized by providing the process which prepares for a front face the semi-conductor substrate which has a level difference, the process which forms an insulating layer on said level difference front face, and the process which grinds said insulator layer with the abrasive cloth which has a slot in a radial.

[Claim 2] The manufacture approach of the semiconductor device characterized by providing the process which forms the conductive layer connected with the predetermined conductivity-type field in a semi-conductor substrate, the process which forms the insulating layer which covers said conductive layer, the process which covers said wiring layer and forms an insulating layer on said semi-conductor substrate, and the process which grinds said insulator layer with the abrasive cloth which has a slot in a radial.

[Claim 3] The manufacture approach of the semiconductor device characterized by providing the process.

[Claim 3] The manufacture approach of the semiconductor device characterized by providing the process which prepares the semi-conductor substrate of a predetermined conductivity type, the process which forms a slot in the predetermined field of said semi-conductor substrate, the process which forms an insulator layer on said semi-conductor substrate front face including the interior of said slot, and the process which grinds said insulator layer with the abrasive cloth which has a slot in a radial.

[Claim 4] In the manufacture approach of a semiconductor device claims 1 or 2 or given in three The slot of the radial of said abrasive cloth is the manufacture approach of the semiconductor device characterized by curving to the opposite direction to the hand of cut of said abrasive cloth.

[Claim 5] In the manufacture approach of a semiconductor device claims 1 or 2 or given in three The process which grinds said insulator layer is the manufacture approach of the semiconductor device characterized by being carried out by the chemical polish with polish liquid, and the mechanical polish by polish liquid and abrasive cloth.

[Claim 6] It is polish equipment characterized by said abrasive cloth having the slot on the radial in the polish equipment which has the rolling mechanism which carries out rotation sliding of the substrate supporter which supports the substrate which has the insulating layer which covers a conductive layer and said conductive layer, the abrasive cloth which grinds said substrate front face, the surface plate which fixed said abrasive cloth removable, and said substrate and said abrasive cloth relatively.

[Claim 7] It is polish equipment characterized by the slot of the radial of said abrasive cloth curving to the opposite direction to the hand of cut of said platen in polish equipment according to claim 6.

[Translation done.]

* NOTICES *

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3. In the drawings, any words are not translated.

DETAILED DESCRIPTION

[Detailed Description of the Invention]

[0001]

[Industrial Application] This invention relates to the manufacture approach of the manufacture approach of a semiconductor device, polish equipment, especially the semiconductor device that requires a flattening technique, and polish equipment.

[0002]

[Description of the Prior Art] Multilayering of wiring formed in detailed-izing and the component of a semiconductor device is progressing in recent years. Therefore, flattening of the semi-conductor substrate (wafer is called hereafter.) front face is carried out, and in order to promote detailed-izing and multilayering of wiring, improvement in a flattening technique is demanded. While being this flattening technique, let the CMP (Chemical and Mechanical Polishing) method be an effective technique in respect of that effectiveness and cost. The CMP method is the approach of grinding abrasives-ed mechanically by the particle contained in polish liquid at the same time it grinds by giving the capacity which etches abrasives-ed into polish liquid chemically.

[0003] Then, the structure of the polish equipment used for the CMP method is explained with reference to drawing 4. Polish equipment has the wafer attaching part which fixes a polish base and a wafer, and the part which supplies polish liquid, and the polish base has the abrasive cloth 102 stuck on a platen 101 (surface plate) and its front face. Moreover, a wafer attaching part fixes a wafer by attracting a wafer 104 from the vacuum hole 103. The part which supplies polish liquid has the nozzle 105 for slurries, and the pure-water nozzle 106.

[0004] An above-mentioned wafer attaching part and an above-mentioned platen rotate, and a wafer attaching part descends and it is carried [in / both / the flattening process of a wafer] out by contacting the front face of a wafer to the abrasive cloth on a platen, and pressurizing it. In this process, it is important to optimize the amount of etching of chemical polish and the balance of the pressurization of mechanical polish in consideration of the surface state of a wafer. The amount of polishes of chemical polish is determined by conditions, such as a class of polish liquid, pH, and a presentation. Moreover, the amount of polishes of mechanical polish is determined by the conditions of the class of particle contained in polish liquid, concentration, abrasive cloth, a pressure, rotational speed, a hand of cut, etc.

[0005] however, the thing for which the above-mentioned conditions are controlled -- not easy -- between wafers -- or dispersion arises in the amount of polishes in the same wafer. It is because a wafer center section will be especially ground quickly since it says that the amount of polishes of dispersion in the amount of polishes in the same wafer increases in the center section of a wafer, the center section of a wafer tends to be covered with polish liquid as this cause and the amount of polishes increases in the center section of a wafer for this reason. The effective cure for preventing this is difficult for the control few. Therefore, a trouble as shown below arises in the production process of a semiconductor device.

[0006] In the production process of a semiconductor device, the case where the CMP method is applied in the flattening process of an interlayer film is first explained with reference to drawing 5 as the first example. As first shown in drawing 5 (a), in order to form the first interlayer film 152 and to form the first wiring layer 153 on wafer 151 front face, 6000A aluminum film is formed and patterning of this is carried out. [0007] Then, as shown in drawing 5 (b), silicon oxide of 10000A of thickness is formed as the second interlayer film 154 on aluminum film 153 front face and the first exposed interlayer film 152 front face. Then, flattening of the second interlayer film is performed using the CMP method.

[0008] In the center section of the wafer which the flattening process ended, since polish liquid collects mostly and the amount of polishes increases, as shown in drawing 5 (c), the second interlayer film 153 on the first wiring layer 153 is ground too much, and the front face of the first wiring layer 153 may become unreserved.

[0009] If aluminum film is formed as the second wiring layer 155 on a front face in this condition, as shown in drawing 5 (d), in the center section of a wafer, the first wiring layer 153 and second wiring layer 155 will contact, and the problem that the first wiring layer and second wiring layer short-circuit will arise.

[0010] Even if the front face of the first wiring layer 153 does not become unreserved in the center section of a metaphor wafer, in the center section and periphery of a wafer, the amounts of polishes of the second interlayer film 154 will differ, and a difference will arise in the thickness of the interlayer films 152 and 154 from a wafer 151. When it is going to form contact to a wafer 151 in this condition, if control of etching by the RIE method in the center section and periphery of a wafer 151 is difficult and etches according to a periphery with the thick thickness of interlayer films 152 and 154, in the center section where the thickness of interlayer films 152 and 154 is thin, even a wafer 151 will reach and etching will give a damage to a wafer. On the contrary, if the thickness of interlayer films 152 and 154 etches according to a thin center section, in a periphery with the thick thickness of interlayer films 152 and 154, ** which forms contact of sufficient depth for interlayer films 152 and 154 will become difficult.

[0011] Moreover, in the flattening process of the embedding component detached core in the production process of a semiconductor device, the case where the CMP method is applied is explained with reference to drawing 6 as the second example. it is first shown in drawing 6 (a) -- as -- a wafer 161 front-face top -- the oxide film 162 of 500A of thickness -- minding -- as the stopper film -- the polycrystal silicone film 163 of 2000A of thickness -- forming membranes -- the polycrystal silicone film 163 on the formation schedule field of a component detached core, an oxide film 162, and a wafer 161 -- RIE (Reactive Ion Ecthing) -- it etches by law and the trench 164 with a depth of about 6000A is formed.

[0012] Then, as shown in <u>drawing 6</u> (b), the oxide film 165 of 10000A of thickness is formed in a trench and on polycrystal silicone film 163 front face as embedding material. Then, flattening of an oxide film 165 is performed using the CMP method.

[0013] Although it leaves the polycrystal silicone film 163 which is stopper film and a flattening process is ended in the periphery of the wafer which the flattening process ended, since polish liquid collects mostly and the amount of polishes increases as the center section of a wafer is shown in drawing 6 (c), the polycrystal silicone film 163 may be ground completely and even a wafer 161 may be ground. [0014] In etching which exfoliates the polycrystal silicone film 163 and an oxide film 162 and which is performed for accumulating, if manufacture of a semiconductor device is continued like usual in this condition, since the wafer front face is exposed, a wafer 161 will be etched and a damage will be received in the center section of a wafer. For this reason, as shown in drawing 6 (d), in the wafer of a wafer center section, especially the boundary section with a component detached core, a defect may arise and the rearrangement 167 may have arisen. When carrying out like ion grouting for forming an impurity range 166, the problem of generating junction leakage current produces this rearrangement 167.

[0015] Therefore, in order to protect, in consideration of dispersion in the amount of polishes in the center section and periphery of a wafer, it thickens thickness of the polycrystal silicone film 163 and is so thick that this dispersion is large, and it necessary to carry out that a wafer 161 is ground too much.

[0016] However, when the amounts of polishes of the polycrystal silicone film 163 or an oxide film 162 differ by the center section and periphery of a wafer 161, the level difference of height which is different by the center section and periphery of a wafer 161 around the oxide film 165 which will embed if these are removed, and is formed as a component layer arises. For example, when electric conduction film, such as WSi, is deposited on a wafer 161 and patterning of this is carried out, in the periphery of the wafer 161 with this high level difference, the problem of that the electric conduction film remains on the side attachment wall of a level difference, this electric conduction film that remained short-circuiting arises.

[0017] In the production process of the semiconductor device by the CMP method using conventional polish equipment, the polish liquid which grinds abrasives-ed remains in the center section of a wafer mostly as mentioned above, and the amounts of polishes differ in the periphery and center section of a wafer. for this reason -- for example, when contact of depth sufficient if the flattening process of an interlayer film is performed, when an interlayer film is ground too much in a wafer center section, and the short-circuit during wiring will arise or it will form contact cannot be formed, a wafer may be etched conversely

[0018] Moreover, when the junction leak which will consider the rearrangement in a wafer as a cause if a wafer will be ground in the center section of a wafer if flattening of an embedding component demarcation membrane is performed, a rearrangement arises and an impurity range is formed in a wafer by this occurs, or when carrying out patterning of the electric conduction film formed on the embedding component layer, this

electric conduction film may remain and short-circuit may arise.

[0019]

[Problem(s) to be Solved by the Invention] This invention aims at offering the manufacture approach of polish equipment which a difference does not produce in the amount of polishes in the periphery and center section of a wafer, and the semiconductor device which prevents the short-circuit during wiring, and generating of the junction leakage current by the rearrangement using the polish equipment in view of the above-mentioned trouble.

[0020]

[Means for Solving the Problem] In order to prevent polish liquid collecting mostly in the center section of a wafer in this invention in order to attain the above-mentioned purpose, the slot on the radial is established in the abrasive cloth stuck on the platen of polish equipment, the brush of polish liquid is raised, and it considers as the structure which the difference of the amount of polishes does not produce in the periphery and center section of a wafer. The flattening process of the interlayer film on a wafer and the flattening process of an embedding component demarcation membrane are collectively performed using this polish equipment.

[0021]

[Function] According to this invention, in the production process of a semiconductor device, when performing the flattening process of the interlayer film on a wafer, and the flattening process of an embedding component demarcation membrane using polish equipment, in order to raise the brush of polish liquid to the abrasive cloth stuck on the platen of polish equipment, the difference of the amount of polishes becomes possible [performing flattening few] in the periphery and center section of a wafer by preparing the slot on the radial. Therefore, in the flattening process of an interlayer film, an interlayer film is not ground too much and the short-circuit during wiring can be prevented. Moreover, in the flattening process of a component demarcation membrane, it becomes possible not to grind a wafer and to prevent generating of the junction leak by the rearrangement of a wafer. It becomes possible to suppress dispersion in processing produced at the process after being based furthermore on dispersion in the residual membrane after polish.

[Example] The example of this invention is explained with reference to a drawing. The plan of the abrasive cloth in the first example of the polish equipment of this invention is first shown in <u>drawing 1</u> (a), and a horizontal side Fig. is shown in <u>drawing 1</u> (b). Moreover, about polish equipments other than abrasive cloth, it is the same as usual and an explanatory view is omitted. The material of abrasive cloth is the same as usual.

[0023] The structure of abrasive cloth consists of scouring pads 12 with a thickness of about 1mm stuck on polyurethane 11 with a thickness of several mm and its front face, and the scouring pad 12 of the sector of 16 sheets of 20 central angles is stuck on the front face of polyurethane 11. It has spacing of about 2mm between the scouring pads 12 of each sector, and, therefore, it has a total of 16 slots 13 in the radial from the core of abrasive cloth so that the brush of polish liquid may become good. Thereby, it is lost that the core of the wafer with which the flattening process is performed is mostly covered with polish liquid of polish liquid in order to flow from the core of a platen to a periphery via the slot between abrasive cloth according to the centrifugal force produced by rotation of a platen, and the trouble that the difference of the amount of polishes arises in the periphery and core of a wafer is solved.

[0024] Then, the plan of the abrasive cloth in the second example of this invention is shown in <u>drawing 1</u> (c), and a horizontal side Fig. is shown in <u>drawing 1</u> (d). The second example is based on the same material as the first example, and the configurations of the slot on the scouring pad differ. The scouring pad 22 on the polyurethane 21 front face in the second example has the slot 23 of the radial which curved in the fixed direction, it consists of scouring pads of 12 sheets of 20 central angles like the first example, has spacing of about 2mm between each scouring pad, and has a total of 16 slots in the radial which therefore curved from the core of abrasive cloth. Although the same effectiveness as the first example is acquired, the brush of polish liquid becomes good further by forming the slot which curved to the hand of cut and opposite direction of the platen shown by the arrow head A.

[0025] In the above-mentioned example, although abrasive cloth showed the example constituted by two-layer [of polyurethane and a scouring pad], it may constitute abrasive cloth from one layer of scouring pads. In this case, a slot with a depth of about 0.5-1mm is formed on a scouring pad with a thickness of about 1-2mm. Moreover, it is not limited to the number or include angle which were shown above, it deforms variously by the difference in a platen, the rotational speed of a wafer supporter, the condition of a polished surface-ed, the class of polish liquid, concentration, etc., and formation spacing of the number of a

slot or a slot formed with a scouring pad can be carried out.

[0026] Moreover, in the second example, although the example which gives and forms a curve in the slot formed with a scouring pad was shown, it is possible to deform variously by the difference between the rotational speed of a platen or a wafer supporter, the class of polish liquid, concentration, etc., and to carry out also with also whenever [curve].

[0027] Then, the example in the case of performing a flattening process in the production process of a semiconductor device is explained with reference to a drawing using the polish equipment shown above. As first shown in <u>drawing 2</u> (a) as the first example of the manufacture approach, in order to form the first interlayer film 52 and to form the first wiring layer 53 on wafer 51 front face, 6000A aluminum film is formed, this is etched, and patterning is performed.

[0028] Then, as shown in <u>drawing 2</u> (b), silicon oxide of 10000A of thickness is formed as the second interlayer film 54 on aluminum film 53 front face and the first exposed interlayer film 52 front face. Then, a wafer is set in the polish equipment by this invention, this is operated and flattening of the second interlayer film by the CMP method is performed.

[0029] In the core and periphery of the wafer which the flattening process ended, polish liquid cannot collect in the wafer center section mostly by work of the slot currently formed in the scouring pad, the difference of the amount of polishes can decrease by the center section and periphery of a substrate, and the structure where the second interlayer film 54 remains on the first wiring layer 53 front face by both the center sections and peripheries of a wafer as shown in <u>drawing 2</u> (c) can be acquired.

[0030] Then, as shown in <u>drawing 2</u> (d), it is formed when the second wiring layer 55 forms aluminum film. Since the interlayer film 54 is formed on the first wiring layer 53, pressure-proofing of the request during wiring is maintained.

[0031] Next, the case where the CMP method is applied in the flattening process of the embedding component detached core in the production process of a semiconductor device as the second example of the manufacture approach is explained with reference to <u>drawing 3</u>.

[0032] As first shown in <u>drawing 3</u> (a), on wafer 61 front face, through the oxide film 62 of 500A of thickness, the polycrystal silicone film 63 of 2000A of thickness is formed as stopper film of polishing, the polycrystal silicone film 63 on the formation schedule field of a component detached core, an oxide film 62, and a wafer 61 are etched, and the trench 64 with a depth of about 6000A is formed.

[0033] Then, as shown in <u>drawing 3</u> (b), the oxide film 65 of 10000A of thickness is formed in a trench and on polycrystal silicone film 63 front face as embedding material. Then, a wafer 61 is set in the polish equipment by this invention, this is operated, and flattening of an oxide film 65 is performed.

[0034] In the core and periphery of the wafer which the flattening process ended, polish liquid cannot collect in the wafer center section mostly by work of the slot currently formed in the scouring pad, the difference of the amount of polishes in the center section and periphery of a wafer can decrease, and flattening can be mostly carried out to homogeneity. A wafer is not ground as both the center sections and peripheries of a wafer show to drawing 3 (c).

[0035] Then, as shown in drawing 3 (d), etching removes the polycrystal silicone film 63 and an oxide film 62, an impurity is poured into the predetermined field of a wafer 61, and an impurity range 66 is formed. [0036] In the flattening process of these above-mentioned interlayer film, the difference of the amount of polishes can be decreased in the periphery and center section of a wafer by using the polish equipment by this invention. Therefore, flattening of a reliable wafer can be performed -- by etching used in order to remove a polycrystal silicone film and an oxide film, a wafer does not receive a damage, and even if a rearrangement does not arise but it forms an impurity range in a wafer, do not produce junction leak and the short-circuit between wiring layers does not arise further.

[Effect of the Invention] The brush of polish liquid improves by establishing the slot on the radial in the **** abrasive cloth which is stuck on a platen according to this invention. Therefore, the difference of the amount of polishes becomes possible [performing flattening few] in the periphery and center section of a wafer. For example, in the flattening process of an interlayer film, while becoming possible not to grind an interlayer film too much, and not to grind a semi-conductor wafer in the flattening process of a component demarcation membrane, and to prevent the short-circuit during wiring, and generating of the junction leakage current by the rearrangement of a wafer, it becomes possible to suppress processing dispersion of the back process by dispersion in a residual membrane.


[Translation done.]


* NOTICES *


JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.


DRAWINGS








[Drawing 2]



[Drawing 5]



[Translation done.]

PATENT ABSTRACTS OF JAPAN

(11)Publication number:

07-321076

(43)Date of publication of application: 08.12.1995

(51)Int.CI.

H01L 21/304 B24B 1/00 B24B 37/04 H01L 21/3205

(21)Application number: 06-109440

(71)Applicant:

TOSHIBA CORP

TOSHIBA MICRO COMPUT ENG CORP

(22)Date of filing:

24.05.1994

(72)Inventor:

UNNO YUKARI


MATSUOKA FUMITOMO


(54) MANUFACTURE OF SEMICONDUCTOR DEVICE AND ABRASIVE DEVICE

(57)Abstract:

PURPOSE: To lessen a difference between the abrasive wears of the peripheral part and the central part of a wafer to conduct a flattening of the peripheral part and the central part and to prevent the generation of a short-circuit between wirings by a method wherein grooves are provided in an abrasive cloth adhered on the platen of an abrasive device in a radial form from the center of the cloth for improving the drainage of an abrasive liquid.

CONSTITUTION: The structure of an abrasive cloth is constituted of a several mm-thick polyurethane 11 and about 1mm-thick abrasive pads 12 adhered oh the surface of the polyurethane 11. The fan-shaped abrasive pads 12 are adhered on the surface of the polyurethane 11. Intervals of 2mm or thereabouts are respectively provided between the pads 12 so that an abrasive liquid flows well, whereby grooves 13 are provided in the abrasive cloth in a radial form from the center of the abrasive cloth. Thereby, the abrasive liquid flows from the central part of a platen to the outer periphery of the platen via the grooves provided in the abrasive cloth by a centrifugal force which is generated by the rotation of the platen.





LEGAL STATUS

[Date of request for examination]

25.02.2000

[Date of sending the examiner's decision of rejection]

28.06.2002

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

(19)日本国特許庁 (JP)

(12) 公開特許公報(A)

(11)特許出願公開番号

特開平7-321076

(43)公開日 平成7年(1995)12月8日


(51) Int.Cl. ⁶		酸	別記号	庁内整理番号	FΙ			技術表示箇所
H01L	21/304	3	21 M					
			E					
B 2 4 B	1/00		Α					
	37/04		Z					
					HO1L 21/88			5
		,		審査請求	未請求 請求項	頁の数 7 OL	(全 7 頁)	最終頁に続く
(21)出願番号		特願平6-109440		(71)出顧人	000003078 株式会社東芝			
(22)出顧日		平成6年	(1994) 5	月24日		神奈川県川崎市幸区堀川町72番地		
					(71)出願人		000221199	
						東芝マイクロ	エレクトロニ	クス株式会社
							市川崎区駅前	
					(72)発明者	海野 ゆかり		
						神奈川県川崎	市川崎区駅前	本町25番地 1
					1	東芝マイクロ	エレクトロニ	クス株式会社内
					(72)発明者	松岡 史倫	- -	
					·	神奈川県川崎	市幸区小向東	芝町1番地 株
							究開発センター	一内
					(74)代理人	弁理士 則近	憲佑	. ·
							•	•


(54) 【発明の名称】 半導体装置の製造方法と研磨装置

(57)【要約】

【構成】 本発明においては、研磨装置のプラテン上に 貼られる研磨布に放射状の溝13を設け、研磨液のはけ を向上させ、ウエハの周辺部と中央部で研磨量の差が生 じない構造とする。併せてこの研磨装置を用いて、ウエ ハ上の層間膜の平坦化工程や、埋め込み素子分離膜の平 坦化工程を行う。

【効果】 本発明によれば研磨液のはけが向上するために、ウエハの周辺部と中央部で研磨量の差が少なく平坦化を行うことが可能となる。層間膜の平坦化工程においては、層間膜が研磨されすぎることがなく、配線間のショートを防ぐことができる。また素子分離膜の平坦化工程においては、ウエハが研磨されることがなく、ウエハの転位によるジャンクションリークの発生を防ぐことが可能となる。





【特許請求の範囲】

【請求項1】 表面に段差を有する半導体基板を用意す る工程と、

前記段差表面上に絶縁層を形成する工程と、

放射状に溝を有する研磨布により前記絶縁膜を研磨する 工程とを具備することを特徴とする半導体装置の製造方 法。

【請求項2】 半導体基板内の所定の導電型領域と接続 された導電層を形成する工程と、

前記導電層を被覆する絶縁層を形成する工程と、

前記配線層を被覆して前記半導体基板上に絶縁層を形成 する工程と、

放射状に溝を有する研磨布で前記絶縁膜を研磨する工程 とを具備することを特徴とする半導体装置の製造方法。 【請求項3】 所定の導電型の半導体基板を用意する工

前記半導体基板の所定の領域に溝を形成する工程と、 前記溝の内部を含む前記半導体基板表面上に絶縁膜を形 成する工程と、

放射状に溝を有する研磨布で前記絶縁膜を研磨する工程 20 とを具備することを特徴とする半導体装置の製造方法。 【請求項4】 請求項1または2または3記載の半導体 装置の製造方法において、 前記研磨布の放射状の溝 は、前記研磨布の回転方向に対し反対方向へ湾曲してい ることを特徴とする半導体装置の製造方法。

装置の製造方法において、 前記絶縁膜を研磨する工程 は、研磨液による化学的研磨と、研磨液と研磨布による 機械的研磨により行われることを特徴とする半導体装置 の製造方法。

> 【請求項6】 導電層と前記導電層を被覆する絶縁層を 有する基板を支持する基板支持部と、前記基板表面を研 磨する研磨布と、前記研磨布を着脱可能に固定した定盤 と、前記基板と前記研磨布とを相対的に回転摺動させる 回転機構とを有する研磨装置において、

> 前記研磨布は放射状の溝を有していることを特徴とする 研磨装置。

> 【請求項7】 請求項6記載の研磨装置において、 前記研磨布の放射状の溝は、前記プラテンの回転方向に 対し反対方向へ湾曲していることを特徴とする研磨装

【発明の詳細な説明】

[0001]

【産業上の利用分野】本発明は半導体装置の製造方法と 研磨装置、特に平坦化技術を要する半導体装置の製造方 法と研磨装置に関する。

[0002]

【従来の技術】近年半導体素子の微細化や素子に形成さ れる配線の多層化が進んでいる。よって半導体基板 (以

の多層化を促進するために平坦化技術の向上が要求され ている。この平坦化技術の中でCMP(Chemical and M echanical Polishing) 法はその効果やコストの面で有 効な技術とされている。CMP法は、研磨液に化学的に 被研磨材をエッチングする能力を持たせ研磨を行うと同 時に、研磨液に含まれる粒子により機械的に被研磨材を 研磨する方法である。

【0003】続いてCMP法に用いられる研磨装置の構 造について、図4を参照して説明する。研磨装置は研磨 台とウエハを固定するウエハ保持部、研磨液を供給する 部分を有し、研磨台はプラテン101(定盤)とその表 面上に貼られた研磨布102を有している。またウェハ 保持部はバキューム穴103よりウエハ104を吸引す ることによりウエハを固定する。研磨液を供給する部分 はスラリー用ノズル105と純水ノズル106を有して

【0004】ウェハの平坦化工程においては、上記のウ エハ保持部とプラテンがともに回転し、ウエハ保持部が 下降しウエハの表面をプラテン上の研磨布に接触させ加 圧することにより行われる。この工程においては、ウエ ハの表面状態を考慮し化学的研磨のエッチング量と、機 械的研磨の加圧のバランスを最適化することが重要であ る。化学的研磨の研磨量は研磨液の種類、pH、組成等 の条件によって決定される。また機械的研磨の研磨量は 研磨液に含まれる粒子の種類や濃度、研磨布、圧力、回 転速度、回転方向等の条件によって決定される。

【0005】しかし上記の条件を制御することは容易で スペナガー (4) はなく、ウエハ間によってまたは同一のウエハ内においてです。 て研磨量にばらつきが生じる。特に同一ウエハ内の研磨 30 量のばらつきはウエハの中央部において研磨量が多くな るというものであり、この原因としては、研磨液がウェ ハの中央部に溜まり易く、このためウェハの中央部にお いて研磨量が多くなるためにウェハ中央部が速く研磨さ れてしまうためである。これを防ぐための有効な対策が 少なくその制御は困難である。よって半導体装置の製造 工程においては、次に示すような問題点が生じる。

【0006】まず第一の例として半導体装置の製造工程 において、層間膜の平坦化工程においてCMP法を適用 する場合について図5を参照して説明する。まず図5

40 (a)に示すように、ウエハ151表面上に第一の層間 膜152が成膜されており、第一の配線層153を形成 するために、6000オングストロームのA1膜を成膜 しこれをパターニングする。

【0007】続いて図5(b) に示すように、A1膜1 53表面上と露出している第一の層間膜152表面上 に、第二の層間膜154として膜厚10000オングス トロームのシリコン酸化膜を成膜する。この後、CMP 法を用い第二の層間膜の平坦化を行う。

【0008】平坦化工程が終了したウェハの中央部で 下、ウェハと称する。)表面を平坦化し、微細化や配線 50 は、研磨液が多く溜まり研磨量が多くなるために、図5

(c) に示すように、第一の配線層153上の第二の層間膜153が研磨されすぎ、第一の配線層153の表面がむき出しになる場合がある。

【0009】この状態で表面に第二の配線層155としてA1膜を成膜すると、図5(d)に示すように、ウエハの中央部では第一の配線層153と第二の配線層155が接触し第一の配線層と第二の配線層がショートするという問題が生じる。

【0011】また第二の例として半導体装置の製造工程における、埋め込み素子分離層の平坦化工程において、CMP法を適用する場合について図6を参照して説明する。まず図6(a)に示すように、ウエハ161表面上に膜厚500オングストロームの酸化膜162を介して、ストッパー膜として膜厚2000オングストロームの多結晶シリコン膜163を成膜し、素子分離層の形成30予定領域上の多結晶シリコン膜163、酸化膜162、ウエハ161をRIE(Reactive Ion Ecthing)法によりエッチングし、深さ6000オングストローム程度のトレンチ164を形成する。

【0012】続いて図6(b)に示すように、埋め込み材として膜厚10000オングストロームの酸化膜165を、トレンチ内及び多結晶シリコン膜163表面上に成膜する。この後、CMP法を用い酸化膜165の平坦化を行う。

【0013】平坦化工程が終了したウェハの周辺部では、ストッパー膜である多結晶シリコン膜163を残し、平坦化工程は終了されるが、ウェハの中央部においては図6(c)に示すように、研磨液が多く溜まり研磨量が多くなるために、多結晶シリコン膜163は完全に研磨されウェハ161までが研磨される場合がある。

【0014】この状態で通常と同様に半導体装置の製造を続けると、多結晶シリコン膜163と酸化膜162を剥離するために行うエッチングにおいて、ウエハの中央部ではウエハ表面が露出しているために、ウエハ161がエッチングされダメージを受ける。このため図6

(d) に示すように、ウエハ中央部特に素子分離層との境界部のウエハにおいて、欠陥が生じ、転位167が生じている場合がある。不純物領域166を形成するためのイオン注入工程を行う場合においては、この転位167はジャンクションリーク電流を発生させるという問題が生じる。

【0015】従ってウエハ161が研磨されすぎるのを防ぐために、ウエハの中央部と周辺部での研磨量のばらつきを考慮し、とのばらつきが大きいほど多結晶シリコン膜163の膜厚を厚くする厚くする必要がある。

【0016】しかしながら、ウエハ161の中央部と周辺部で多結晶シリコン膜163や酸化膜162の研磨量が異なっている場合、これらを除去すると埋め込み素子層として形成されている酸化膜165の周辺に、ウエハ161の中央部と周辺部で異なった高さの段差が生じる。例えば、ウエハ161上にWSi等の導電膜を堆積しこれをパターニングした場合は、この段差が高いウエハ161の周辺部では、段差の側壁に導電膜が残留することなり、この残留した導電膜がショートする等の問題が生じる。

【0017】上記のように従来の研磨装置を用いたCMP法による半導体装置の製造工程においては、被研磨材を研磨する研磨液がウェハの中央部に多く残留し、ウェハの周辺部と中央部で研磨量が異なる。このため、例えば層間膜の平坦化工程を行うと、ウェハ中央部において層間膜が研磨されすぎ、配線間のショートが生じたり、コンタクトを形成する場合には、十分な深さのコンタクトを形成できない場合や逆に、ウェハをエッチングしてしまう場合がある。

.- 1.5

【0018】また埋め込み素子分離膜の平坦化を行うと、ウエハの中央部においてウエハが研磨され、これによりウエハ内に転位が生じ、不純物領域を形成するとウエハ内の転位を原因とするジャンクションリークが発生する場合や、埋め込み素子層上に形成された導電膜をパターニングする場合は、この導電膜が残留してしまいショートが生じる場合がある。

[0019]

[0020]

【課題を解決するための手段】上記の目的を達成するために本発明においては、研磨液がウエハの中央部で多く溜まることを防ぐために、研磨装置のプラテン上に貼られる研磨布に放射状の溝を設け、研磨液のはけを向上させ、ウエハの周辺部と中央部で研磨量の差が生じない構造とする。併せてこの研磨装置を用いて、ウエハ上の層

間膜の平坦化工程や、埋め込み素子分離膜の平坦化工程 を行う。

[0021]

【作用】本発明によれば、半導体装置の製造工程におい て、研磨装置を用いてウエハ上の層間膜の平坦化工程 や、埋め込み素子分離膜の平坦化工程を行う場合に、研 磨装置のプラテン上に貼られる研磨布に、研磨液のはけ を向上させるために放射状の溝を設けることにより、ウ エハの周辺部と中央部で研磨量の差が少なく平坦化を行 うことが可能となる。よって層間膜の平坦化工程におい 10 ては、層間膜が研磨されすぎることがなく、配線間のシ ョートを防ぐことができる。また素子分離膜の平坦化工 程においては、ウエハが研磨されることがなく、ウエハ の転位によるジャンクションリークの発生を防ぐことが 可能となる。さらに研磨後の残膜のばらつきによる後の 工程で生じる加工のばらつきを抑えることが可能とな る。

[0022]

【実施例】本発明の実施例について図面を参照して説明 磨布の上面図を図1(a)に、横面図を図1(b)に示 す。また研磨布以外の研磨装置に関しては、従来と同様 であり説明図は省略する。研磨布の素材は従来と同様で ある。

【0023】研磨布の構造は、厚さ数mmのポリウレタ ン11とその表面に張り付けられた厚さ1 mm程度の研 磨パッド12から構成されており、ポリウレタン11の 表面上に、中心角20度の16枚の扇形の研磨パッド1 2が張り付けられている。各扇形の研磨パッド12間は 研磨液のはけが良くなるように、2mm程度の間隔を有 30 しており、よって研磨布の中心より放射状に合計16本 の溝13を有している。 これにより研磨液はプラテン の回転によって生じる遠心力によって、プラテンの中心 部より研磨布の間の溝を経由して外周へ流れるために、 平坦化工程が行われているウエハの中心部に研磨液が多 く溜まることがなくなり、ウエハの周辺部と中心部で研 磨量の差が生じるという問題点が解決される。

【0024】続いて本発明の第二の実施例における研磨 布の上面図を図1 (c) に、横面図を図1 (d) に示 す。第二の実施例は第一の実施例と同様の素材によるも のであり、研磨パッドの溝の形状が異なるものである。 第二の実施例におけるポリウレタン2 1 表面上の研磨バ ッド22は、一定方向に湾曲した放射状の溝23を有 し、第一の実施例と同様に中心角20度の12枚の研磨 パッドより構成されており、各研磨パッド間では2mm 程度の間隔を有しており、よって研磨布の中心より湾曲 した放射状に合計16本の溝を有している。第一の実施 例と同様の効果が得られるが、矢印Aで示すプラテンの 回転方向と反対方向へ湾曲した溝を形成することによ り、さらに研磨液のはけが良くなる。

【0025】上記実施例においては、研磨布はポリウレ タンと研磨パッドとの2層により構成されている例を示 したが、研磨布を研磨パッド1層で構成しても良い。と の場合厚さ1~2mm程度の研磨パッド上に深さ0.5 ~1 mm程度の溝を形成する。また、研磨パッドにより 形成する溝の本数や溝の形成間隔は、上記に示した本数 や角度に限定されることはなく、プラテンやウエハ支持 部の回転速度や被研磨面の状態、研磨液の種類や濃度等 の違いにより種々変形して実施することが可能である。 【0026】また第二の実施例においては、研磨パッド

により形成する溝に湾曲を持たせて形成する例を示した が、湾曲度についても、プラテンやウエハ支持部の回転 速度、研磨液の種類や濃度等の違いにより種々変形して 実施することが可能である。

【0027】続いて上記に示した研磨装置を用いて、半 導体装置の製造工程において平坦化工程を行う場合の実 施例を図面を参照して説明する。まず製造方法の第一の 実施例としては図2(a)に示すように、ウエハ51表 面上に第一の層間膜52が成膜されており、第一の配線 する。まず本発明の研磨装置の第一の実施例における研 20 層53を形成するために、6000オングストロームの A1膜を成膜しこれをエッチングしパターニングを行 **う。**

> 【0028】続いて図2(b)に示すように、A1膜5 3表面上と露出している第一の層間膜52表面上に、第 二の層間膜54として膜厚10000オングストローム のシリコン酸化膜を成膜する。この後、本発明による研 磨装置にウエハをセットし、これを動作させCMP法に よる第二の層間膜の平坦化を行う。

【0029】平坦化工程が終了したウェハの中心部と周 辺部では、研磨バッドに形成されている溝の働きにより 研磨液がウエハ中央部に多く溜まることがなく、基板の 中央部と周辺部で研磨量の差が減少し、ウェハの中央部 と周辺部で共に、図2(c)に示すように第一の配線層 53表面上に第二の層間膜54が残る構造を得ることが できる。

【0030】続いて図2(d)に示すように、第二の配 線層55がAI膜を成膜することにより形成される。層 間膜54は第一の配線層53上に形成されているため、 配線間の所望の耐圧は保たれる。

【0031】次に製造方法の第二の実施例として半導体 装置の製造工程における、埋め込み素子分離層の平坦化 工程においてCMP法を適用する場合について図3を参 照して説明する。

【0032】まず図3(a)に示すように、ウエハ61 表面上に膜厚500オングストロームの酸化膜62を介 して、ポリッシングのストッパー膜として膜厚2000 オングストロームの多結晶シリコン膜63を成膜し、素 子分離層の形成予定領域上の多結晶シリコン膜63、酸 化膜62、ウエハ61をエッチングし、深さ6000オ 50 ングストローム程度のトレンチ64を形成する。

【0033】続いて図3(b)に示すように、埋め込み 材として膜厚10000オングストロームの酸化膜65 をトレンチ内及び多結晶シリコン膜63表面上に成膜す る。この後、本発明による研磨装置にウエハ61をセッ トし、これを動作させ酸化膜65の平坦化を行う。

【0034】平坦化工程が終了したウエハの中心部と周 辺部では、研磨パッドに形成されている溝の働きにより 研磨液がウエハ中央部に多く溜まることがなく、ウエハ の中央部と周辺部での研磨量の差が減少し、ほぼ均一に 平坦化を行うことができる。ウエハの中央部と周辺部で 10 共に図3(c)に示すように、ウエハが研磨されること がない。

【0035】続いて図3(d)に示すように、多結晶シ リコン膜63と酸化膜62をエッチングにより除去し、 ウエハ61の所定の領域に不純物を注入し不純物領域6 6を形成する。

【0036】とれら上記層間膜の平坦化工程において、 本発明による研磨装置を用いることで、ウェハの周辺部 と中央部で研磨量の差を減少させることができる。よっ て多結晶シリコン膜や酸化膜を除去するために用いられ 20 52、152 るエッチングによって、ウエハがダメージを受けること がなく、またウエハ内に転位が生じず不純物領域を形成 してもジャンクションリークを生じることがなく、さら に配線層間のショートが生じない等、信頼性の高いウェ ハの平坦化を行うことができる。

[0037]

【発明の効果】本発明によればブラテン上に貼られるれ る研磨布に、放射状の溝を設けることにより研磨液のは けが向上する。よってウエハの周辺部と中央部で研磨量 の差が少なく平坦化を行うことが可能となる。例えば層 30 103 間膜の平坦化工程においては、層間膜が研磨されすぎる ことがなく、また素子分離膜の平坦化工程においては、 半導体ウエハが研磨されることがなく、配線間のショー トやウエハの転位によるジャンクションリーク電流の発*

*生を防ぐことが可能となると共に、残膜のばらつきによ る後工程の加工ばらつきを抑えることが可能となる。 【図面の簡単な説明】

【図 1 】本発明の製造装置の実施例における上面図及び 断面図。

【図2】本発明の製造装置による製造方法を説明する断 面図。

【図3】本発明の製造装置による製造方法を説明する断 面図。

【図4】研磨装置の外観図。

【図5】従来の製造装置による製造方法を説明する断面

【図6】従来の製造装置による製造方法を説明する断面 図。

【符号の説明】

11, 21 ポリウレタン

12, 22 研磨パッド

13, 23 研磨バッドの溝

51, 61, 151, 161 ウエハ

第一の層間膜

53、153 第一の配線層

. 54, 154 第二の層間膜

-55, 155 第二の配線層

62, 65, 162, 165 酸化膜

63, 163. 多結晶シリコン膜

64.-I64 トレンチ

66、166 不純物領域

101 プラテン

102 研磨布

バキューム穴


104 ウエハ


105 スラリー用ノズル


106 純水ノズル


167 転位

[図4]









フロントページの続き

(51)Int.Cl.⁶ H O l L 21/3205 識別記号 庁内整理番号

FΙ

技術表示箇所

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:				
☐ BLACK BORDERS				
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES				
☐ FADED TEXT OR DRAWING				
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING				
☐ SKEWED/SLANTED IMAGES				
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS				
☐ GRAY SCALE DOCUMENTS				
☐ LINES OR MARKS ON ORIGINAL DOCUMENT				
REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY				

IMAGES ARE BEST AVAILABLE COPY.

OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.